

V _{DSS}	150V
R _{DS(on)} typ.	4.8m Ω
max.	5.9mΩ
ID (Silicon Limited)	171A

Applications

- High Efficiency Synchronous Rectification in SMPS
- Uninterruptible Power Supply
- High Speed Power Switching
- Hard Switched and High Frequency Circuits

Benefits

- Improved Gate, Avalanche and Dynamic dV/dt Ruggedness
- Fully Characterized Capacitance and Avalanche SOA
- Enhanced body diode dV/dt and dI/dt Capability
- Lead-Free

Base Part Number	Package Type	Standard	Orderable Part Number	
		Form	Quantity	
IRFP4568PbF	TO-247AC	Tube	25	IRFP4568PbF


Absolute Maximum Ratings


Symbol Parameter		Units	
Continuous Drain Current, V _{GS} @ 10V (Silicon Limited)	171		
$_{\rm D}$ @ T _c = 100°C Continuous Drain Current, V _{GS} @ 10V (Silicon Limited)		A	
Pulsed Drain Current ①	684		
Maximum Power Dissipation	517	W	
Linear Derating Factor	3.45	W/°C	
Gate-to-Source Voltage	± 30	V	
Peak Diode Recovery ③	18.5	V/ns	
Operating Junction and Storage Temperature Range	-55 to + 175		
Soldering Temperature, for 10 seconds (1.6mm from case)	300	°C	
Mounting torque, 6-32 or M3 screw	10lbf⋅in (1.1N⋅m)		
· · · · ·	Continuous Drain Current, V _{GS} @ 10V (Silicon Limited)Continuous Drain Current, V _{GS} @ 10V (Silicon Limited)Pulsed Drain Current ①Maximum Power DissipationLinear Derating FactorGate-to-Source VoltagePeak Diode Recovery ③Operating Junction and Storage Temperature RangeSoldering Temperature, for 10 seconds (1.6mm from case)	Continuous Drain Current, V_{GS} @ 10V (Silicon Limited)171Continuous Drain Current, V_{GS} @ 10V (Silicon Limited)121Pulsed Drain Current ①684Maximum Power Dissipation517Linear Derating Factor3.45Gate-to-Source Voltage \pm 30Peak Diode Recovery ③18.5Operating Junction and Storage Temperature Range-55 to + 175Soldering Temperature, for 10 seconds (1.6mm from case)300	

EAS (Thermally limited)	Single Pulse Avalanche Energy ②	763	mJ
I _{AR}	Avalanche Current ①	See Fig. 14, 15, 22e, 22b	А
E _{AR}	Repetitive Avalanche Energy ①	See Fig. 14, 15, 22a, 22b	mJ

Thermal Resistance

Symbol	Parameter	Тур.	Max.	Units
$R_{ ext{ heta}JC}$	Junction-to-Case ®		0.29	
$R_{ ext{ heta}CS}$	Case-to-Sink, Flat Greased Surface	0.24		°C/W
$R_{ ext{ heta}JA}$	Junction-to-Ambient⑦⑧		40	







Static @ T_J = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions	
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	150			V	V _{GS} = 0V, I _D = 250µA	
$\Delta V_{(BR)DSS} / \Delta T_J$	Breakdown Voltage Temp. Coefficient		0.17		V/°C	Reference to 25°C, I _D = 5mA①	
R _{DS(on)}	Static Drain-to-Source On-Resistance		4.8	5.9	mΩ	V _{GS} = 10V, I _D = 103A ④	
V _{GS(th)}	Gate Threshold Voltage	3.0		5.0	V	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	
	-			20		$V_{DS} = 150V, V_{GS} = 0V$	
IDSS	Drain-to-Source Leakage Current			250	μA	V _{DS} = 150V, V _{GS} = 0V, T _J = 125°C	
	Gate-to-Source Forward Leakage			100		$V_{GS} = 20V$	
I _{GSS}	Gate-to-Source Reverse Leakage			-100	nA	V _{GS} = -20V	
R _G	Internal Gate Resistance		1.0		Ω		
Dynamic @ 1	J = 25°C (unless otherwise specified)						
Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions	
gfs	Forward Transconductance	162			S	V _{DS} = 50V, I _D = 103A	
Q _g	Total Gate Charge		151	227		$I_{\rm D} = 103 {\rm A}$	
Q _{gs}	Gate-to-Source Charge		52			$V_{DS} = 75V$	
Q _{gd}	Gate-to-Drain ("Miller") Charge		55		nC	V _{GS} = 10V ④	
Q _{sync}	Total Gate Charge Sync. (Q _g - Q _{gd})		96		-	I _D = 103A, V _{DS} =0V, V _{GS} = 10V	
t _{d(on)}	Turn-On Delay Time		27			$V_{DD} = 98V$	
t _r	Rise Time		119			I _D = 103A	
t _{d(off)}	Turn-Off Delay Time		47		ns	$R_{G} = 1.0\Omega$	
t _f	Fall Time		84		-	V _{GS} = 10V ④	
C _{iss}	Input Capacitance		10470			$V_{GS} = 0V$	
C _{oss}	Output Capacitance		977			V _{DS} = 50V	
	Reverse Transfer Capacitance		203			f = 1.0 MHz, See Fig. 5	
C _{oss} eff. (ER)	Effective Output Capacitance (Energy Related) ©		897			V _{GS} = 0V, V _{DS} = 0V to 120V ⑥ See Fig. 11	
C _{oss} eff. (TR)	Effective Output Capacitance (Time Related)©		1272			$V_{GS} = 0V, V_{DS} = 0V \text{ to } 120V \text{ (S)}$	
Diode Chara	cteristics		•				
Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions	
I _S	Continuous Source Current			171	^	MOSFET symbol	
	(Body Diode)			1/1	A	showing the	
I _{SM}	Pulsed Source Current			694		integral reverse	
	(Body Diode) ①			684	A	p-n junction diode.	
V _{SD}	Diode Forward Voltage			1.3	V	T _J = 25°C, I _S = 103A, V _{GS} = 0V ④	
t _{rr}	Reverse Recovery Time		110			$T_{1} = 25^{\circ}C_{1}$	
			133		ns .	$T_J = 125^{\circ}C$ $V_R = 100V,$ $I_F = 103A$	
Q _{rr}	Reverse Recovery Charge		515			$T_{J} = 25^{\circ}C$ di/dt = 100A/µs ④	
			758		nC	$T_J = 125^{\circ}C$	
I _{RRM}	Reverse Recovery Current		8.8		Α	T _J = 25°C	
t _{on}	Forward Turn-On Time	Intrinsi	c turn-or	n time i	s neglig	ible (turn-on is dominated by $L_{S}+L_{D})$	

Notes:

① Repetitive rating; pulse width limited by max. Junction temperature.

② Limited by T_{Jmax}, starting T_J = 25°C, L = 0.144mH, R_G = 25Ω, I_{AS} = 103A, V_{GS} =10V. Part not recommended for use above this value. ③ I_{SD} ≤ 103A, di/dt ≤ 360A/µs, V_{DD} ≤ V_{(BR)DSS}, T_J ≤ 175°C. ④ Pulse width ≤ 400µs; duty cycle ≤ 2%.

© Coss eff. (TR) is a fixed capacitance that gives the same charging time as Coss while V_{DS} is rising from 0 to 80% V_{DSS}.

© Coss eff. (ER) is a fixed capacitance that gives the same energy as Coss while V_{DS} is rising from 0 to 80% V_{DSS}.

⑦ When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques.

 \otimes R_{θ} is measured at T_J approximately 90°C.




Fig 1. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 5. Typical Capacitance vs. Drain-to-Source Voltage




Fig 2. Typical Output Characteristics




Fig 4. Normalized On-Resistance vs. Temperature




Fig 6. Typical Gate Charge vs. Gate-to-Source Voltage






Fig 9. Maximum Drain Current vs. Case Temperature




Fig 11. Typical Coss Stored Energy




Fig 8. Maximum Safe Operating Area




Fig 10. Drain-to-Source Breakdown Voltage




Fig 12. Maximum Avalanche Energy vs. Drain Current






Fig 13. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 14. Typical Avalanche Current vs. Pulsewidth




Fig 15. Maximum Avalanche Energy vs. Temperature

Notes on Repetitive Avalanche Curves , Figures 14, 15: (For further info, see AN-1005 at www.irf.com)

- 1. Avalanche failures assumption:
- Purely a thermal phenomenon and failure occurs at a temperature far in excess of Tjmax. This is validated for every part type. 2. Safe operation in Avalanche is allowed as long as Tjmax is not
- exceeded. 3. Equation below based on circuit and waveforms shown in Figures
- Equation below based on circuit and wavelorms shown in Figures 16a, 16b.
- 4. $P_{D(ave)}$ = Average power dissipation per single avalanche pulse.
- 5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. I_{av} = Allowable avalanche current.
- 7. ΔT = Allowable rise in junction temperature, not to exceed Tjmax (assumed as 25°C in Figure 14, 15).
 - t_{av} = Average time in avalanche.
 - D = Duty cycle in avalanche = tav ·f

 $Z_{\text{thJC}}(D, t_{av})$ = Transient thermal resistance, see Figures 13)

$$\begin{split} \textbf{P}_{D \;(ave)} &= 1/2 \;(\; \textbf{1.3} \cdot \textbf{BV} \cdot \textbf{I}_{av}) = \Delta T/\; \textbf{Z}_{thJC} \\ \textbf{I}_{av} &= 2\Delta T/\; [\textbf{1.3} \cdot \textbf{BV} \cdot \textbf{Z}_{th}] \\ \textbf{E}_{AS\;(AR)} &= \textbf{P}_{D\;(ave)} \cdot \textbf{t}_{av} \end{split}$$




Fig. 16 Threshold Voltage vs. Temperature




Fig 18. Typical Recovery Current vs. di_f/dt




Fig 20. Typical Stored Charge vs. di_f/dt






Fig. 17 Typical Recovery Current vs. di_f/dt






Fig 19. Typical Stored Charge vs. di_f/dt





* Reverse Polarity of D.U.T for P-Channel








Fig 22a. Unclamped Inductive Test Circuit




Fig 23a. Switching Time Test Circuit




Fig 24a. Gate Charge Test Circuit




Fig 22b. Unclamped Inductive Waveforms




Fig 23b. Switching Time Waveforms







Fig 24b. Gate Charge Waveform

TO-247AC Package Outline (Dimensions are









TO-247AC Part Marking Information



- 1. DIMENSIONING AND TOLERANCING AS PER ASME Y14.5M 1994.
- 2. DIMENSIONS ARE SHOWN IN INCHES.
- <u>3.</u> CONTOUR OF SLOT OPTIONAL.
- 4. DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005" (0.127)
 - PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS D1 & E1.
- S
 THERMAL PAD CONTOUR OPTIONAL WITHIN

 6
 LEAD FINISH UNCONTROLLED IN L1.

 7
 ØP TO HAVE A MAXIMUM DRAFT ANGLE OF
 - ØP TO HAVE A MAXIMUM DRAFT ANGLE OF 1.5 ° TO THE TOP OF THE PART WITH A MAXIMUM HOLE DIAMETER OF .154 INCH.
- 8. OUTLINE CONFORMS TO JEDEC OUTLINE TO-247AC .

	DIMENSIONS					
	ETERS	MILLIM	HES	INCI	SYMBOL	
NOTES	MAX.	MIN.	MAX.	MIN.		
	5.31	4.65	.209	.183	A	
	2.59	2.21	.102	.087	A1	
	2.49	1.50	.098	.059	A2	
	1.40	0.99	.055	.039	b	
	1.35	0.99	.053	.039	b1	
	2.39	1.65	.094	.065	b2	
	2.34	1.65	.092	.065	b3	
	3.43	2.59	.135	.102	b4	
	3.38	2.59	.133	.102	b5	
	0.89	0.38	.035	.015	с	
	0.84	0.38	.033	.015	c1	
4	20.70	19.71	.815	.776	D	
5	-	13.08	-	.515	D1	
	1.35	0.51	.053	.020	D2	
4	15.87	15.29	.625	.602	Ε	
	-	13.46	-	.530	E1	
	5.49	4.52	.216	.178	E2	
	5.46 BSC		BSC	.215	e	
	0.25		10	.0	Øk	
	16.10	14.20	.634	.559	L	
	4.29	3.71	.169	.146	L1	
	3.66	3.56	.144	.140	øP	
	7.39	-	.291	-	øP1	
	5.69	5.31	.224	.209	Q	
	BSC	5.51	BSC	.217	S	

LEAD ASSIGNMENTS

Infineon

<u>HEXFET</u>

1.- GATE 2.- DRAIN 3.- SOURCE

4.– DRAIN

IGBTs, CoPACK


1.- GATE 2.- COLLECTOR 3.- EMITTER

4.- COLLECTOR

<u>DIODES</u>

1.- ANODE/OPEN

2.- CATHODE 3.- ANODE



TO-247AC package is not recommended for Surface Mount Application.



Revision History

Date	Rev.	Comments	
11/25/2024	2.1	 Update datasheet to Infineon format Updated Part marking –page 8 Added disclaimer on last page. 	

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: **erratum@infineon.com**

Published by

Infineon Technologies AG

81726 München, Germany

© 2024 Infineon Technologies AG

All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics

("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Information

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

Warnings

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

The Infineon Technologies component described in this Data Sheet may be used in life support devices or systems and or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.