## Features

- Operating with Single 5~12V Supply Voltage or two Supply Voltages
- Drive Dual Low Cost N-Channel MOSFETs
- Adaptive Shoot-Through Protection
- Built-in Feedback Compensation
- Voltage-Mode PWM Control
- 0~100\% Duty Ratio
- Fast Transient Response
- $\quad \pm 2 \%$ 0.8V Reference
- Over Line, Load Regulation, and Operating Temperature
- Programmable Over-Current Protection
- Using $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ of Low-Side MOSFET
- Hiccup-Mode Under-Voltage Protection
- 118\% Over-Voltage Protection
- Adjustable Output Voltage
- Small Converter Size
- 300kHz Constant Switching Frequency
- Small SOP-8 Package
- Built-In Digital Soft-Start
- Shutdown Control using an External MOSFET
- Lead Free and Green Devices Available (RoHS Compliant)


## Applications

- Motherboard
- Graphics Card
- High Current, up to 20A, DC-DC Converters


## General Description

The APW7120A is a fixed 300 kHz frequency, voltage mode, and synchronous PWM controller. The device drives two low cost N -channel MOSFETs and is designed to work with single $5 \sim 12 \mathrm{~V}$ or two supply voltage(s), providing excellent regulation for load transients.

The APW7120A integrates controls, monitoring and protection functions into a single 8-pin package to provide a low cost and perfect power solution.

A power-on-reset (POR) circuit monitors the VCC supply voltage to prevent wrong logic controls. An internal 0.8 V reference provides low output voltage down to 0.8 V for further applications. An built-in digital soft-start with fixed soft-start interval prevents the output voltage from overshoot as well as limiting the input current. The controller's over-current protection monitors the output current by using the voltage drop across the low-side MOSFET's $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$, eliminating the need of a current sensing resistor. Additional under voltage and over voltage protections monitor the voltage on FB pin for short-circuit and over-voltage protections. The over-current protection cycles the soft-start function until 4 over-current events are counted.

Pulling and holding the voltage on OCSET pin below 0.15 V with an open drain device shuts down the controller.

## Pin Cinfiguration

 customers to obtain the latest version of relevant information to verify before placing orders.

## Ordering and Marking I nformation



Note: ANPEC lead-free products contain molding compounds/die attach materials and 100\% matte tin plate termination finish; which are fully compliant with RoHS. ANPEC lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J-STD-020C for MSL classification at lead-free peak reflow temperature. ANPEC defines "Green" to mean lead-free (RoHS compliant) and halogen free ( Br or Cl does not exceed 900ppm by weight in homogeneous material and total of Br and Cl does not exceed 1500 ppm by weight).

## Absolute Maximum Ratings (Note 1)

| Symbol | Parameter | Rating | Unit |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{Cc}}$ | VCC Supply Voltage (VCC to GND) | -0.3 ~ 16 | V |
| $\mathrm{V}_{\text {BOOT }}$ | BOOT Voltage (BOOT to PHASE) | -0.3 ~ 16 | V |
|  | UGATE Voltage (UGATE to PHASE) <br> <400ns pulse width <br> $>400 \mathrm{~ns}$ pulse width | $\begin{gathered} -5 \sim V_{\text {BOOT }}+0.3 \\ -0.3 \sim V_{\text {BOOT }}+0.3 \\ \hline \end{gathered}$ | V |
|  | LGATE Voltage (LGATE to GND)  <br>  $<400 \mathrm{~ns}$ pulse width <br>  $>400 \mathrm{~ns}$ pulse width | $\begin{gathered} -5 \sim V_{\mathrm{Cc}}+0.3 \\ -0.3 \sim \mathrm{~V}_{\mathrm{cc}}+0.3 \end{gathered}$ | V |
|  | PHASE Voltage (PHASE to GND) <br> <400ns pulse width <br> $>400$ ns pulse width | $\begin{gathered} -10 ~ 30 \\ -3 \sim 16 \end{gathered}$ | V |
| $\mathrm{V}_{1 /}$ | Input Voltage (OCSET, FB to GND) | -0.3 ~ 7 | V |
|  | Maximum Junction Temperature | 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {StG }}$ | Storage Temperature | -65 ~ 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {SDR }}$ | Maximum Lead Soldering Temperature, 10 Seconds | 260 | ${ }^{\circ} \mathrm{C}$ |

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.
Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Thermal Characteristics

| Symbol | Parameter | Typical Value | Unit |
| :---: | :---: | :---: | :---: |
| $\theta_{\mathrm{JA}}$ | Junction-to-Ambient Resistance in Free Air $^{(\text {Note 2) }}$ | 160 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

Note 2: $\theta_{\mathrm{JA}}$ is measured with the component mounted on a high effective thermal conductivity test board in free air.

Recommended Operating Conditions (Note 3)

| Symbol | Parameter | Range | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | VCC Supply Voltage | $4.5 \sim 13.2$ | V |
| $\mathrm{~V}_{\text {OUT }}$ | Converter Output Voltage | $0.8 \sim 80 \% \mathrm{~V}_{\text {IN }}$ | V |
| $\mathrm{V}_{\text {IN }}$ | Converter Input Voltage | $2.2 \sim 13.2$ | V |
| $\mathrm{I}_{\text {OUT }}$ | Converter Output Current | $0 \sim 20$ | A |
| $\mathrm{~T}_{\mathrm{A}}$ | Ambient Temperature | $-20 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{J}}$ | Junction Temperature | $-20 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |

Note 3: Please refer to the typical application circuit.

## Electrical Characteristics

Unless otherswise specified, these specifications apply over $\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{B}}$ 位 $=12 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=-20 \sim 70^{\circ} \mathrm{C}$. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| Symbol | Parameter | Test Conditions | APW7120A |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| SUPPLY CURRENT |  |  |  |  |  |  |
| Ivce | VCC Nominal Supply Current | UGATE and LGATE Open | - | 2.1 | 6 | mA |
|  | VCC Shutdown Supply Current |  | - | 1.5 | 4 | mA |
| POWER-ON-RESET |  |  |  |  |  |  |
|  | Rising VCC Threshold |  | 3.8 | 4.1 | 4.4 | v |
|  | Hysteresis |  | 0.1 | 0.45 | 0.6 | v |
| OSCILLATOR |  |  |  |  |  |  |
| Fosc | Free Running Frequency |  | 250 | 300 | 350 | kHz |
| $\Delta \mathrm{V}_{\text {osc }}$ | Ramp Amplitude |  | - | 1.5 | - | $\mathrm{V}_{\text {P.P }}$ |
| REFERENCE Voltage |  |  |  |  |  |  |
| $\mathrm{V}_{\text {REF }}$ | Reference Voltage | Measured at FB Pin | - | 0.8 | - | V |
|  | Accuracy | $\mathrm{T}_{\mathrm{A}}=-20 \sim 70^{\circ} \mathrm{C}$ | -2.0 | - | +2.0 | \% |
|  | Line Regulation | $\mathrm{V}_{\mathrm{cc}}=12 \sim 5 \mathrm{~V}$ | - | 0.05 | 0.5 | \% |
| ERROR AMPLIFIER |  |  |  |  |  |  |
|  | DC Gain |  | - | 86 | - | dB |
| $\mathrm{F}_{\text {P1 }}$ | First Pole Frequency |  | - | 0.4 | - | Hz |
| $\mathrm{F}_{\mathrm{z}}$ | Zero Frequency |  | - | 0.4 | - | kHz |
| $\mathrm{F}_{\mathrm{P} 2}$ | Second Pole Frequency |  | - | 430 | - | kHz |
|  | Average UGATE Duty Range |  | 0 | - | 85 | \% |
|  | FB Input Current |  | - | - | 0.1 | $\mu \mathrm{A}$ |

## Electrical Characteristics (Cont.)

Unless otherswise specified, these specifications apply over $\mathrm{V}_{\mathrm{Cc}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{B} O}=12 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=-20 \sim 70^{\circ} \mathrm{C}$.
Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| Symbol | Parameter | Test Conditions | APW7120A |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| PWM CONTROLLER GATE DRIVERS |  |  |  |  |  |  |
|  | UGATE Source | $\mathrm{V}_{\text {BOOT-PHASE }}=12 \mathrm{~V}, \mathrm{~V}_{\text {UGATE-PHASE }}=6 \mathrm{~V}$ | 1.0 | 2.0 | - | A |
|  | UGATE Sink | $\mathrm{V}_{\text {Boot-Phase }}=12 \mathrm{~V}, \mathrm{~V}_{\text {UGAte-Phase }}=1 \mathrm{~V}$ | - | 3.5 | 7 | $\Omega$ |
|  | LGATE Source | $\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}, \mathrm{~V}_{\text {LGATE }}=6 \mathrm{~V}$ | 1.0 | 1.9 | - | A |
|  | LGATE Sink | $\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}, \mathrm{~V}_{\text {LGATE }}=1 \mathrm{~V}$ | - | 2.6 | 5 | $\Omega$ |
| T | Dead-Time | Guaranteed by Design | - | 40 | 100 | ns |
| PROTECTIONS |  |  |  |  |  |  |
| locset | OCSET Current Source | $\mathrm{V}_{\text {PHASE }}=0 \mathrm{~V}$, Normal Operation | 35 | 40 | 45 | $\mu \mathrm{A}$ |
|  | Over-Current Reference Voltage | $\mathrm{T}_{\mathrm{A}}=-20 \sim 70^{\circ} \mathrm{C}$ | 0.37 | 0.4 | 0.43 | V |
| $U_{\text {VFB }}$ | FB Under-Voltage Threshold | $\mathrm{V}_{\mathrm{FB}}$ Falling | 62 | 67 | 72 | \% |
|  | FB Under-Voltage Hysteresis |  | - | 45 | - | mV |
|  | Over-Voltage Threshold | $\mathrm{V}_{\mathrm{FB}}$ Rising | 114 | 118 | 122 | \% |
| SOFT-START AND SHUTDOWN |  |  |  |  |  |  |
| $\mathrm{T}_{\mathrm{ss}}$ | Soft-Start Interval |  | 2 | 3.8 | 5 | ms |
|  | OCSET Shutdown Threshold | Falling V ${ }_{\text {OCSET }}$ | 0.1 | 0.15 | 0.3 | V |
|  | OCSET Shutdown Hysteresis |  | - | 40 | - | mV |

## Function Pin Description

## BOOT (Pin 1)

This pin provides ground referenced bias voltage to the high-side MOSFET driver. A bootstrap circuit with a diode connected to $5 \sim 12 \mathrm{~V}$ is used to create a voltage suitable to drive a logic-level N -channel MOSFET.

## UGATE (Pin 2)

Connect this pin to the high-sideN-channel MOSFET's gate. This pin provides gate drive for the high-side MOSFET.

## GND (Pin 3)

The GND terminal provides return path for the IC's bias current and the low-side MOSFET driver's pull-low current. Connect the pin to the system ground via very low impedance layout on PCBs.

## LGATE (Pin 4)

Connect this pin to the low-side N-channel MOSFET's gate. This pin provides gate drive for the low-side MOSFET.

## VCC (Pin 5)

Connect this pin to a 5~12V supply voltage. This pin provides bias supply for the control circuitry and the low-side MOSFET driver. The voltage at this pin is monitored for the Power-On-Reset (POR) purpose.

## FB (Pin 6)

This pin is the inverting input of the internalGm amplifier. Connect this pin to the output $\left(\mathrm{V}_{\text {OUT }}\right)$ of the converter via an external resistor divider for closed-loop operation. The output voltage set by the resistor divider is determined using the following formula :

$$
\begin{equation*}
\mathrm{V}_{\text {OUT }}=0.8 \mathrm{~V} \cdot\left(1+\frac{\mathrm{R} 1}{\mathrm{R} 2}\right) \tag{V}
\end{equation*}
$$

## Block Diagram



## Application Circuit


$\mathrm{C} 3, \mathrm{C} 4: 820 \mu \mathrm{~F} / 16 \mathrm{~V}$, ESR=25 $\mathrm{m} \Omega$
C6, C7 : $1000 \mu \mathrm{~F} / 6.3 \mathrm{~V}, \mathrm{ESR}=30 \mathrm{~m} \Omega$

## Typical Operating Characteristics

## Reference Voltage vs Junction Temperature



OCSET Current vs Junction Temperature


Switching Frequency vs Junction Temperature


VCC POR Threshold Voltage vs Junction Temperature


## Typical Operating Characteristics (Cont.)

OCSET Shutdown Threshold Voltage
vs Junction Temperature


## Operating Waveforms

(Refer to the typical application circuit, $\mathrm{V}_{\mathrm{BAIS}}=\mathrm{V}_{\mathrm{I}}=+12 \mathrm{~V}$ supplied by an ATX Power Supply)

1. Load Transient Response : $I_{\text {OUT }}=0 A->15 A->0 A$

- $\mathrm{I}_{\text {out }}$ slew rate $= \pm 7.5 \mathrm{~A} / \mu \mathrm{s}$



## Operating Waveforms (Cont.)

(Refer to the typical application circuit, $\mathrm{V}_{\mathrm{BIAS}}=\mathrm{V}_{\mathrm{IN}}=+12 \mathrm{~V}$ supplied by an ATX Power Supply)
2. UGATE and LGATE Switching Waveforms

Rising $\mathrm{V}_{\text {UGATE }}$


Ch1 : Vugate, 5V/Div, DC
Time: 20ns/Div
Ch2 : Vlgate, 2V/Div, DC $B W=500 \mathrm{MHz}$


Ch1 : Vugate, 5V/Div, DC Ch2: Vlgate, 2V/Div, DC
Time : 20ns/Div $B W=500 \mathrm{MHz}$

## 3. Powering ON / OFF



Powering OFF


Ch1 : Vcc, 2V/Div, DC
Ch2 : Vout, 1V/Div, DC
Ch3 : IL, 10A/Div, DC
Time : $10 \mathrm{~ms} /$ Div
$B W=20 \mathrm{MHz}$

## Operating Waveforms (Cont.)

(Refer to the typical application circuit, $\mathrm{V}_{\mathrm{BIAS}}=\mathrm{V}_{\mathrm{IN}}=+12 \mathrm{~V}$ supplied by an ATX Power Supply)

## 3. Powering ON / OFF (Cont.)



Powering OFF


Ch1 : Vcc, 5V/Div, DC Ch2 : Vout, 1V/Div, DC Ch3 : IL, 10A/Div, DC Time: $10 \mathrm{~ms} /$ Div $\mathrm{BW}=20 \mathrm{MHz}$

## 4. Enabling and Shutting Down

Enabling by Releasing OCSET Pin


Ch1 : Vout, 1V/Div, DC
Ch3 : Vocset, 2V/Div, DC
Cime : Vugate, 2ms/Div
BW $=20 \mathrm{MHz}$

Shutting Down by Pulling OCSET Low


Ch1: Vout, 1V/Div, DC Ch2 : Vugate, 20V/Div, DC
Ch3 : Vocset, 2V/Div, DC Time: $2 \mathrm{~ms} /$ Div
$B W=20 \mathrm{MHz}$

## Operating Waveforms (Cont.)

(Refer to the typical application circuit, $\mathrm{V}_{\mathrm{BIAS}}=\mathrm{V}_{\mathrm{IN}}=+12 \mathrm{~V}$ supplied by an ATX Power Supply)

## 5. Over-Current Protection



Connecting a shutdown MOSFET (2N7002) at OCSET Pin


Ch1 : Vout, 1V/Div, DC Ch2 : Il, 10A/Div, DC
Time : 5ms/Div $\quad B W=20 \mathrm{MHz}$
6. OCSET Voltage RC Delay

No Connecting a shutdown MOSFET at OCSET Pin

$\begin{array}{ll}\text { Ch1 : Vocset, } 0.5 \mathrm{~V} / \text { Div, DC } & \text { Ch2 }: \mathrm{IL}, 10 \mathrm{~A} / \text { Div, DC } \\ \text { Time }: 2 \mu \mathrm{~S} / \text { Div } & \mathrm{BW}=20 \mathrm{MHz}\end{array}$

Connecting a shutdown MOSFET (2N7002) at OCSET Pin

$\begin{array}{ll}\text { Ch1 : Vocset, 0.5V/Div, DC } & \text { Ch2 : LL, 10A/Div, DC } \\ \text { Time }: 2 \mu \mathrm{~S} / \text { Div } & \text { BW }=20 \mathrm{MHz}\end{array}$

## Operating Waveforms (Cont.)

(Refer to the typical application circuit, $\mathrm{V}_{\mathrm{BIAS}}=\mathrm{V}_{\mathrm{IN}}=+12 \mathrm{~V}$ supplied by an ATX Power Supply)

## 6. OCSET Voltage RC Delay (Cont.)

Connecting a shutdown MOSFET
(APM2322) at OCSET Pin

$\begin{array}{ll}\text { Ch1 : Vocset, } 0.5 \mathrm{~V} / \mathrm{Div}, \mathrm{DC} & \mathrm{Ch} 2: \mathrm{lL}, 10 \mathrm{~A} / \mathrm{Div}, \mathrm{DC} \\ \text { Time }: 2 \mu \mathrm{~S} / \text { Div } & \text { BW }=20 \mathrm{MHz}\end{array}$

## Function Description

## Power-On-Reset (POR)

The APW7120A monitors the VCC voltage ( $\mathrm{V}_{\mathrm{cc}}$ ) for Power-On-Reset function, preventing wrong logic operation during powering on. When the VCC voltage is ready, the APW7120A starts a start-up process and then ramps the output voltage up to the target voltage.

## Soft-Start

The APW7120A has a built-in digital soft-start to control the output voltage rise and limit the current surge at the start-up. During soft-start, an internal ramp connected to the one of the positive inputs of the Gm amplifier rises up from 0 V to 2 V to replace the reference voltage ( 0.8 V ) until the ramp voltage reaches the reference

## 7. Short-Circuit Test


voltage. The soft-start interval is about 3.2ms typical, independent of the converter's input and output voltages.

## Over-Current Protection (OCP)

The over-current function protects the switching converter against over-current or short-circuit conditions. The controller senses the inductor current by detecting the drain-to-source voltage, product of the inductor's current and the on-resistance, of the low-side MOSFET during it's on-state. This method enhances the converter's efficiency and reduces cost by eliminating a current sensing resistor.
A resistor ( $\mathrm{R}_{\text {OCSET }}$ ), connected from the OCSET to the

## Function Description (Cont.)

## Over-Current Protection (OCP) (Cont.)

low-side MOSFET's drain, programs the over-current trip level. An internal $40 \mu \mathrm{~A}$ (typical) current source flowing through the $\mathrm{R}_{\text {ОССет }}$ develops a voltage ( $\mathrm{V}_{\text {ROCSET }}$ ) across the $R_{\text {OCSET }}$. When the $V_{\text {OCSET }}\left(V_{\text {ROCSET }}+V_{\text {DS }}\right.$ of the low-side MOSFET) is less than the internal overcurrent reference voltage ( 0.4 V , typical), the IC shuts off the converter and then initiates a new soft-start process. After 4 over-current events are counted, the device turns off both high-side and low-side MOSFETs and the converter's output is latched to be floating.
Please pay attention to the RC delay effect. It causes the OCP trip level to be the function of the operating duty. The parasitic capacitance (including the capacitance inside the OCSET, external PCB trace capacitance and the $\mathrm{C}_{\text {oss }}$ of the shutdown MOSFET) must be minimized, especially selecting a shutdown MOSFET with very small $\mathrm{C}_{\text {oss. }}$. The OCP trip level follows the duty to increase a little at low operating duty, but very much at high operating duty, like the RC delay curve. Due to load regulation or current-limit, heavy load normally reduces converter's input voltage and increases the power loses. During heavy load, the APW7120A regulates the output voltage by expending the duty. This rises up the OCP trip level at the same time.

## Under-Voltage Protection (UVP)

The under-voltage function monitors the FB voltage $\left(\mathrm{V}_{\mathrm{FB}}\right)$ to protect the converter against short-circuit conditions. When the $\mathrm{V}_{\mathrm{FB}}$ falls below the falling UVP threshold ( $67 \% \mathrm{~V}_{\text {REF }}$ ), the APW7120A shuts off the converter. After a preceding delay, which starts at the beginning of the under-voltage shutdown, the APW7120A initiates a new soft-start to resume regulating. The under-voltage protection shuts off and then re-starts the converter repeatedly without
latching. The function is disabled during soft-start process.

## Over-Voltage Protection (OVP)

The over-voltage protection monitors the FB voltage to prevent the output from over-voltage. When the output voltage rises to $118 \%$ of the nominal output voltage, the APW7120A turns on the low-side MOSFET until the output voltage falls below the OVP threshold, regulating the output voltage around the OVP thresholds.

## Adaptive Shoot-Through Protection

The gate driver incorporates adaptive shoot-through protection to high-side and low-side MOSFETs from conducting simultaneously and shorting the input supply. This is accomplished by ensuring the falling gate has turned off one MOSFET before the other is allowed to rise.
During turn-off of the low-side MOSFET, the LGATE voltage is monitored until it reaches a 1.5 V threshold, at which time the UGATE is released to rise after a constant delay. During turn-off of the high-side MOSFET, the UGATE-to-PHASE voltage is also monitored until it reaches a 1.5 V threshold, at which time the LGATE is released to rise after a constant delay.

## Shutdown Control

Pulling the OCSET voltage below 0.15 V by an open drain transistor, shown in typical application circuit, shuts down the APW7120A PWM controller. In shutdown mode, the UGATE and LGATE are pulled to PHASE and GND respectively, the output is floating.

## Application Information

## Input Capacitor Selection

Use small ceramic capacitors for high frequency decoupling and bulk capacitors to supply the surge current needed each time high-side MOSFET(Q1) turns on. Place the small ceramic capacitors physically close to the MOSFETs and between the drain of Q1 and the source of low-side MOSFET(Q2).

The important parameters for the bulk input capacitor are the voltage rating and the RMS current rating. For reliable operation, select the bulk capacitor with voltage and current ratings above the maximum input voltage and largest RMS current required by the circuit. The capacitor voltage rating should be at least 1.25 times greater than the maximum input voltage and a voltage rating of 1.5 times is a conservative guideline. The RMS current of the bulk input capacitor is calculated as the following equation :

$$
\text { IRMS }=\text { IOUT } \cdot \sqrt{D \cdot(1-D)}
$$

(A)

For a through hole design, several electrolytic capacitors may be needed. For surface mount designs, solid tantalum capacitors can be used, but caution must be exercised with regard to the capacitor surge current rating.



Figure 1 Buck Converter Waveforms

## Output Capacitor Selection

An output capacitor is required to filter the output and supply the load transient current. The filtering requirements are a function of the switching frequency and the ripple current. The output ripple is the sum of the voltages, having phase shift, across the ESR and the ideal output capacitor. The peak-to-peak voltage of the ESR is calculated as the following equations :
Vout $=D \cdot V_{\text {in }}$
(V)
$\Delta I=\frac{V_{\text {out }} \cdot(1-D)}{\text { Fosc } \cdot L}$
(A)
(V)
$\mathrm{V}_{\mathrm{ESR}}=\Delta \mathrm{I} \cdot \mathrm{ESR}$

The peak-to-peak voltage of the ideal output capacitor is calculated as the following equation :

$$
\begin{equation*}
\Delta \mathrm{V}_{\text {cout }}=\frac{\Delta \mathrm{I}}{8 \cdot \mathrm{Fosc}^{2} \cdot \mathrm{C}_{\text {out }}}(\mathrm{V}) \tag{4}
\end{equation*}
$$

For general applications using bulk capacitors, the $\Delta \mathrm{V}_{\text {COUT }}$ is much smaller than the $\mathrm{V}_{\text {ESR }}$ and can be ignored. Therefore, the AC peak-to-peak output voltage is shown below:
$\Delta \mathrm{V}_{\text {OUT }}=\Delta \mathrm{I} \cdot \mathrm{ESR}$
(V)

The load transient requirements are the function of

## Application Information (Cont.)

## Output Capacitor Selection (Cont.)

the slew rate (di/dt) and the magnitude of the transient load current. These requirements are generally met with a mix of capacitors and careful layout. Modern components and loads are capable of producing transient load rates above 1A/ns. High frequency capacitors initially supply the transient and slow the current load rate seen by the bulk capacitors. The bulk filter capacitor values are generally determined by the ESR (Effective Series Resistance) and voltage rating requirements rather than actual capacitance requirements.

High frequency decoupling capacitors should be placed as close to the power pins of the load as physically possible. Be careful not to add inductance in the circuit board wiring that could cancel the usefulness of these low inductance components.

An aluminum electrolytic capacitor's ESR value is related to the case size with lower ESR available in larger case sizes. However, the Equivalent Series Inductance (ESL) of these capacitors increases with case size and can reduce the usefulness of the capacitor to high slew-rate transient loading. In most cases, multiple electrolytic capacitors of small case size perform better than a single large case capacitor.

## Output Inductor Selection

The output inductor is selected to meet the output voltage ripple requirements and minimize the converter's response time to the load transient. The inductor value determines the converter's ripple current and the ripple voltage, see equations (2) and (5). Increasing the value of inductance reduces the ripple current and voltage. However, the large inductance values reduce the converter's response time to a load transient.

One of the parameters limiting the converter's response
to a load transient is the time required to change the inductor current. Given a sufficiently fast control loop design, the APW7120A will provide either 0\% or $85 \%$ (Average) duty cycle in response to a load transient. The response time is the time required to slew the inductor current from an initial current value to the transient current level. During this interval the difference between the inductor current and the transient current level must be supplied by the output capacitor. Minimizing the response time can minimize the output capacitance required.

The response time to a transient is different for the application of load and the removal of load. The following equations give the approximate response time interval for application and removal of a transient load:

$$
t_{\text {RISE }}=\frac{L \cdot I_{\text {TRAN }}}{V_{\text {IN }}-V_{\text {OUT }}} \quad, \quad t_{\text {FALL }}=\frac{L \cdot I_{\text {TRAN }}}{V_{\text {out }}}
$$

where: $I_{\text {TRAN }}$ is the transient load current step, $\mathrm{t}_{\text {RISE }}$ is the response time to the application of load, and $t_{\text {FALL }}$ is the response time to the removal of load. The worst case response time can be either at the application or removal of load. Be sure to check both of these equations at the transient load current. These requirements are minimum and maximum output levels for the worst case response time.

## MOSFET Selection

The APW7120A requires two N-Channel power MOSFETs. These should be selected based upon $R_{\mathrm{DS}(\mathrm{ON})}$, gate supply requirements, and thermal management requirements.

In high-current applications, the MOSFET power dissipation, package selection and heatsink are the dominant design factors. The power dissipation includes two loss components, conduction loss and switching loss. The conduction losses are the largest component of power dissipation for both the high-side and the

## Application Information (Cont.)

## MOSFET Selection (Cont.)

low-side MOSFETs. These losses are distributed between the two MOSFETs according to duty factor (see the equations below). Only the high-side MOSFET has switching losses, since the low-side MOSFETs body diode or an external Schottky rectifier across the lower MOSFET clamps the switching node before the synchronous rectifier turns on. These equations assume linear voltage-current transitions and do not adequately model power loss due the reverse-recovery of the low-side MOSFET's body diode. The gatecharge losses are dissipated by the APW7120A and don't heat the MOSFETs. However, large gate-charge increases the switching interval, $\mathrm{t}_{\mathrm{sw}}$ which increases the high-side MOSFET switching losses. Ensure that both MOSFETs are within their maximum junction temperature at high ambient temperature by calculating the temperature rise according to package thermalresistance specifications. A separate heatsink may be necessary depending upon MOSFET power, package type, ambient temperature and air flow.
PHigh - Side $=$ lout $^{2} \cdot$ Rdson $\cdot$ D $+\frac{1}{2} \cdot$ lout $\cdot$ Vin $^{2} \cdot$ tsw $\cdot$ Fosc
PLow - Side $=$ lout ${ }^{2} \cdot \operatorname{RDSON} \cdot(1-\mathrm{D})$
Where : $\mathrm{t}_{\mathrm{sw}}$ is the switching interval

## Feedback Compensation

The figure 2 shows the control system of the APW7120, which consists of an internal voltage-mode PWM modulator, an output L-C filter, a resistor-divider and an internal compensation network. The $R$ and $C$ are the equivalent series resistance(ESR) and capacitance of the output capacitor; the $L$ is the inductance of the output inductor.


Figure 2. APW7120 Control System
The transfer functions are defined as following :

$$
\begin{aligned}
& \mathrm{A} 1(\mathrm{~S})=\frac{\mathrm{V}_{\mathrm{FB}}(\mathrm{~S})}{\mathrm{Vo}_{\mathrm{O}}(\mathrm{~S})}=\frac{\mathrm{R} 2}{\mathrm{R} 1+\mathrm{R} 2} \\
& \mathrm{~A} 2(\mathrm{~S})=\frac{\mathrm{V}_{\operatorname{comp}}(\mathrm{S})}{\mathrm{V}_{\mathrm{FB}}(\mathrm{~S})} \quad \text { (Internal Compensation) } \\
& \text { A3(S) }=\frac{\operatorname{VPhase}(S)}{\operatorname{Vcomp}(S)}=\frac{\mathrm{V}_{\text {IN }}}{\Delta \mathrm{Vosc}^{\text {Vos }}} \\
& \text { A4 }(S)=\frac{\operatorname{Vout}(S)}{\operatorname{VPHASE}(S)}=\frac{R \cdot C \cdot S+1}{L \cdot C \cdot S^{2}+R \cdot C \cdot S+1} \\
& \operatorname{AcL}(\mathrm{~S})=\frac{\operatorname{Vout}(\mathrm{S})}{\operatorname{Vo}(\mathrm{S})} \\
& =\frac{\operatorname{VFB}(\mathrm{S})}{\operatorname{Vo}(\mathrm{S})} \cdot \frac{\operatorname{Vcomp}(\mathrm{S})}{\operatorname{VFB}(\mathrm{S})} \cdot \frac{\operatorname{Vphase}(\mathrm{S})}{\operatorname{Vcomp}(\mathrm{S})} \cdot \frac{\operatorname{Vout}(\mathrm{S})}{\operatorname{Vphase}(\mathrm{S})} \\
& =A 1(S) \cdot A 2(S) \cdot A 3(S) \cdot A 4(S)
\end{aligned}
$$

where $\mathrm{A} 1(\mathrm{~S})$ is the transfer function of the resistordivider, $A 2(S)$ is the transfer function of the feedback compensation network, $\mathrm{A} 3(\mathrm{~S})$ is the transfer function of the PWM modulator, $\mathrm{A} 4(\mathrm{~S})$ is the transfer function of the output LC filter, and $A_{C L}(S)$ is the transfer function of the closed-loop control system. Refer to figure 3. The Pole and Zero frequencies of the A1(S), A2(S), $A 3(S)$, and $A_{c L}(S)$ are shown or calculated as the following equations:

$$
\begin{array}{ll}
\mathrm{F}_{\mathrm{ZA} 21}=0.4 \mathrm{kHz} \quad(\mathrm{Fz}) & \mathrm{F}_{\mathrm{PA} 21}=430 \mathrm{kHz} \quad\left(\mathrm{FP}_{2}\right) \\
\mathrm{F}_{\mathrm{PA} 41,2}=\frac{1}{2 \pi \mathrm{x} \sqrt{\mathrm{LC}}} & \mathrm{~F}_{\mathrm{ZA} 41}=\frac{1}{2 \pi \mathrm{xRxC}}
\end{array}
$$

## Application Information (Cont.)

## Feedback Compensation (Cont.)

where the $\mathrm{F}_{\mathrm{PA} 21}\left(\right.$ or $\mathrm{F}_{\mathrm{P} 2}$ ) and $\mathrm{F}_{\mathrm{ZA} 21}\left(\right.$ or $\left.\mathrm{F}_{\mathrm{z}}\right)$ are the Pole and Zero frequencies of the $\mathrm{A} 2(\mathrm{~S})$, the $\mathrm{F}_{\mathrm{PA} 41,2}$ and $\mathrm{F}_{\mathrm{ZA41}}$ are the double-Pole and Zero frequencies of the A4 $(S)$, the $\mathrm{V}_{\mathbb{I N}}$ is the input voltage of the PWM converter and the load resistance of the converter is very large. For good converter stability, the values of the L, C, and $R$ must be selected to meet the following criteria:
1.Make sure the double-pole frequency $\left(\mathrm{F}_{\mathrm{PA4} 1,2}\right)$ of the output filter is bigger than the zero frequency ( $\mathrm{F}_{\mathrm{ZA} 21}$ ) of the internal compensation network.
2. The following equation must be true:

$$
\log \left(\frac{\mathrm{V} \text { IN }}{\Delta \mathrm{Vosc}}\right)+\log \left(\frac{\mathrm{R} 2}{\mathrm{R} 1+\mathrm{R} 2}\right)-2 \cdot \log \left(\frac{1}{\mathrm{R}} \cdot \sqrt{\frac{\mathrm{~L}}{\mathrm{C}}}\right)+1.2>0
$$

3. The converter crossover frequency $\left(F_{c o}\right)$ must be in the range of $10 \% \sim 30 \%$ of minimum $F_{\text {osc }}$ of the converter. The $F_{c o}$ is calculated by using the following equations:

$$
\begin{aligned}
& 10 \% \text { Fosc_Mn } \leq\left(F_{\text {co }=10}^{\frac{\text { GainatFZA41 }}{20}} \cdot \text { FZAA4 }\right) \leq 30 \% \text { Fosc_min } \\
& \text { Gain at } F_{Z A 41}=20 \cdot \log \left(\frac{\mathrm{~V}_{\mathrm{IN}}}{\Delta \mathrm{VOSC}^{\prime}}\right)+20 \cdot \log \left(\frac{\mathrm{R} 2}{\mathrm{R} 1+\mathrm{R} 2}\right) \\
& -40 \cdot \log \left(\frac{1}{R} \cdot \sqrt{\frac{L}{C}}\right)+27
\end{aligned}
$$

4. The values of $L, C$, and $R$ selected must meet the equations above over the operaing temperature, voltage, and current ranges.


Figure 3. Converter Gain vs. Frequency

## Layout Consideration

In high power switching regulator, a correct layout is important to ensure proper operation of the regulator. In general, interconnecting impedances should be minimized by using short, wide printed circuit traces. Signal and power grounds are to be kept separate and finally combined using ground plane construction or single point grounding. Figure 4 illustrates the layout, with bold lines indicating high current paths. Components along the bold lines should be placed close together. Below is a checklist for your layout:

1. Begin the layout by placing the power components first. Orient the power circuitry to chieve a clean power flow path. If possible, make all the connections on one side of the PCB with wide, copper filled areas.
2. Connect the ground of feedback divider directly to the GND pin of the IC using a dedicated ground trace.
3. The VCC decoupling capacitor should be right next to the VCC and GND pins. Capacitor $\mathrm{C}_{\text {воот }}$ should be connected as close to the BOOT and PHASE pins as possible.
4. Minimize the length and increase the width of the trace between UGATE/LGATE and the gates of the MOSFETs to reduce the impedance driving the MOSFETs.
5. Use an dedicated trace to connect the $\mathrm{R}_{\text {ocset }}$ and the Drain pad of the low-side MOSFET, Kevin connection, for accurate current sensing.
6. Keep the switching nodes (UGATE, LGATE, and PHASE) away from sensitive small signal nodes since these nodes are fast moving signals. Therefore, keep traces to these nodes as short as possible.
7. Place the decoupling ceramic capacitor $\mathrm{C}_{\mathrm{HF}}$ near the Drain of the high-side MOSFET as close as possible. The bulk capacitors $\mathrm{C}_{\mathbb{N}}$ are also placed near the Drain.

## Application Information (Cont.)

## Layout Consideration (Cont.)

8. Place the Source of the high-side MOSFET and the Drain of the low-side MOSFET as close as possible. Minimizing the impedance with wide layout plane between the two pads reduces the voltage bounce of the node.
9. Use a wide power ground plane, with low impedance, to connects the $\mathrm{C}_{\mathrm{HF}}, \mathrm{C}_{\mathrm{IN}}, \mathrm{C}_{\mathrm{OUT}}$, Schottky diode and the Source of the low-side MOSFET to provide a low impedance path between the components for large and high frequency switching currents.


Figure 4. Recommended Layout Digram

## Package Information

## SOP-8


SEE VIEW A

VIEW A

| $\begin{aligned} & \text { S } \\ & \text { Y } \\ & \text { M } \\ & \text { B } \\ & \text { L } \end{aligned}$ | SOP-8 |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MILLIMETERS |  | INCHES |  |
|  | MIN. | MAX. | MIN. | MAX. |
| A |  | 1.75 |  | 0.069 |
| A1 | 0.10 | 0.25 | 0.004 | 0.010 |
| A2 | 1.25 |  | 0.049 |  |
| b | 0.31 | 0.51 | 0.012 | 0.020 |
| C | 0.17 | 0.25 | 0.007 | 0.010 |
| D | 4.80 | 5.00 | 0.189 | 0.197 |
| E | 5.80 | 6.20 | 0.228 | 0.244 |
| E1 | 3.80 | 4.00 | 0.150 | 0.157 |
| e | 1.27 BSC |  | 0.050 BSC |  |
| h | 0.25 | 0.50 | 0.010 | 0.020 |
| L | 0.40 | 1.27 | 0.016 | 0.050 |
| $\theta$ | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ |

Note: 1. Follow JEDEC MS-012 AA.
2. Dimension " D " does not include mold flash, protrusions or gate burrs. Mold flash, protrusion or gate burrs shall not exceed 6 mil per side.
3. Dimension "E" does not include inter-lead flash or protrusions. Inter-lead flash and protrusions shall not exceed 10 mil per side.

## Carrier Tape \& Reel Dimensions



| Application | A | H | T1 | C | d | D | W | E1 | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SOP-8 | $330.0 \pm 2.00$ | 50 MIN. | $12.4+2.00$ <br> -0.00 | $13.0+0.50$ <br> -0.20 | 1.5 MIN. | 20.2 MIN. | $12.0 \pm 0.30$ | $1.75 \pm 0.10$ | $5.5 \pm 0.05$ |
|  | $\mathbf{P 0}$ | $\mathbf{P 1}$ | $\mathbf{P 2}$ | D0 | D1 | $\mathbf{T}$ | A0 | B0 | K0 |
|  | $4.0 \pm 0.10$ | $8.0 \pm 0.10$ | $2.0 \pm 0.05$ | $1.5+0.10$ <br> -0.00 | 1.5 MIN. | $0.6+0.00$ <br> -0.40 | $6.40 \pm 0.20$ | $5.20 \pm 0.20$ | $2.10 \pm 0.20$ |

(mm)

## Devices Per Unit

| Package Type | Unit | Quantity |
| :---: | :---: | :---: |
| SOP-8 | Tape \& Reel | 2500 |

## Reflow Condition (IR/Convection or VPR Reflow)



## Reliability Test Program

| Test item | Method | Description |
| :--- | :--- | :--- |
| SOLDERABILITY | MIL-STD-883D-2003 | $245^{\circ} \mathrm{C}, 5 \mathrm{sec}$ |
| HOLT | MIL-STD-883D-1005.7 | 1000 Hrs Bias @125 ${ }^{\circ} \mathrm{C}$ |
| PCT | JESD-22-B, A102 | $168 \mathrm{Hrs}, 100 \% \mathrm{RH}, 121^{\circ} \mathrm{C}$ |
| TST | MIL-STD-883D-1011.9 | $-65^{\circ} \mathrm{C} \sim 150^{\circ} \mathrm{C}, 200 \mathrm{Cycles}$ |
| ESD | MIL-STD-883D-3015.7 | VHBM $>2 \mathrm{KV}, \mathrm{VMM}>200 \mathrm{~V}$ |
| Latch-Up | JESD 78 | $10 \mathrm{~ms}, 1_{\text {tr }}>100 \mathrm{~mA}$ |

## Classification Reflow Profiles

| Profile Feature | Sn-Pb Eutectic Assembly | Pb-Free Assembly |
| :---: | :---: | :---: |
| Average ramp-up rate ( $T_{L}$ to $T_{P}$ ) | $3^{\circ} \mathrm{C} /$ second max. | $3^{\circ} \mathrm{C} /$ second max. |
| Preheat <br> - Temperature Min (Tsmin) <br> - Temperature Max (Tsmax) <br> - Time (min to max) (ts) | $\begin{gathered} 100^{\circ} \mathrm{C} \\ 150^{\circ} \mathrm{C} \\ 60-120 \text { seconds } \end{gathered}$ | $\begin{gathered} 150^{\circ} \mathrm{C} \\ 200^{\circ} \mathrm{C} \\ 60-180 \text { seconds } \end{gathered}$ |
| $\begin{aligned} & \text { Time maintained above: } \\ & \text { - Temperature ( } \left.T_{\mathrm{L}}\right) \\ & \text { - Time }\left(\mathrm{t}_{\mathrm{L}}\right) \\ & \hline \end{aligned}$ | $\begin{gathered} 183^{\circ} \mathrm{C} \\ 60-150 \text { seconds } \end{gathered}$ | $\begin{gathered} 217^{\circ} \mathrm{C} \\ 60-150 \text { seconds } \end{gathered}$ |
| Peak/Classification Temperature (Tp) | See table 1 | See table 2 |
| Time within $5^{\circ} \mathrm{C}$ of actual Peak Temperature (tp) | 10-30 seconds | 20-40 seconds |
| Ramp-down Rate | $6^{\circ} \mathrm{C} /$ second max. | $6^{\circ} \mathrm{C} /$ second max. |
| Time $25^{\circ} \mathrm{C}$ to Peak Temperature | 6 minutes max. | 8 minutes max. |

Note: All temperatures refer to topside of the package. Measured on the body surface.

## Classification Reflow Profiles (Cont.)

Table 1. SnPb Eutectic Process - Package Peak Reflow Temperatures

| Package Thickness | ${\text { Volume } \mathbf{~ m m}^{\mathbf{3}}}^{<350}$ | Volume $^{\mathbf{m m}}{ }^{\mathbf{3}}$ <br> $\geq \mathbf{3 5 0}$ |
| :---: | :---: | :---: |
| $<2.5 \mathrm{~mm}$ | $240+0 /-5^{\circ} \mathrm{C}$ | $225+0 /-5^{\circ} \mathrm{C}$ |
| $\geq 2.5 \mathrm{~mm}$ | $225+0 /-5^{\circ} \mathrm{C}$ | $225+0 /-5^{\circ} \mathrm{C}$ |

Table 2. Pb-free Process - Package Classification Reflow Temperatures

| Package Thickness | $\begin{gathered} \text { Volume } \mathrm{mm}^{3} \\ <350 \end{gathered}$ | $\begin{gathered} \text { Volume mm } \\ 350-2000 \end{gathered}$ | $\begin{gathered} \text { Volume } \mathrm{mm}^{3} \\ >2000 \end{gathered}$ |
| :---: | :---: | :---: | :---: |
| $<1.6$ mm | $260+0^{\circ} \mathrm{C}^{*}$ | $260+0^{\circ} \mathrm{C}^{*}$ | $260+0^{\circ} \mathrm{C}^{*}$ |
| $1.6 \mathrm{~mm}-2.5 \mathrm{~mm}$ | $260+0^{\circ} \mathrm{C}^{*}$ | $250+0^{\circ} \mathrm{C}^{*}$ | $245+0^{\circ} \mathrm{C}^{*}$ |
| $\geq 2.5 \mathrm{~mm}$ | $250+0^{\circ} \mathrm{C}^{*}$ | $245+0^{\circ} \mathrm{C}^{*}$ | $245+0^{\circ} \mathrm{C}^{*}$ |

* Tolerance: The device manufacturer/supplier shall assure process compatibility up to and including the stated classification temperature (this means Peak reflow temperature $+0^{\circ} \mathrm{C}$. For example $260^{\circ} \mathrm{C}+0^{\circ} \mathrm{C}$ ) at the rated MSL level.


## Customer Service

Anpec Electronics Corp.
Head Office :
No.6, Dusing 1st Road, SBIP,
Hsin-Chu, Taiwan, R.O.C.
Tel : 886-3-5642000
Fax : 886-3-5642050
Taipei Branch :
2F, No. 11, Lane 218, Sec 2 Jhongsing Rd.,
Sindian City City, Taipei County 23146, Taiwan
Tel : 886-2-2910-3838
Fax : 886-2-2917-3838

